

Sut
2

testing the integrated circuit after the measuring and calculating [calibrating and synchronizing steps] are performed[;].

A
cont

6. (Amended) The method of claim 4, further comprising the act of transmitting [wherein] a repetitive bit stream with alternating voltage levels [is transmitted] from the integrated circuit [being tested] to calibrate a time at which each one of the plurality of latches is enabled.

7. (Amended) The method of claim 4, further comprising the act of monitoring [wherein] edge transitions at the output terminal [outputs pins] of each one of the plurality of latches [are monitored in succession] thereby to calibrate a time at which each one of the plurality of latches is enabled.

REMARKS

Claims 1-7 were pending in this application and have been amended to improve clarity of expression; no new matter is added.

The Abstract and Title are amended to better conform to the specification as filed.

Respectfully submitted,

Norman R. Klivans

Norman R. Klivans

Attorney for Applicants

Reg. No. 33,003

Telephone No.: (408) 453-9200

EXPRESS MAIL LABEL NO:
EL 702 144 298 US

LAW OFFICES OF
SKJERVEN MORRILL
MACPHERSON LLP

25 METRO DRIVE
SUITE 700
SAN JOSE, CA 95110
(408) 453-9200
FAX (408) 453-7979